

FIG. 1 100




FIG. 2A 200




FIG. 2B 210




FIG. 3 300




FIG. 4 400




FIG. 5 500




FIG. 6 600




FIG. 7 700




FIG. 8 800




FIG. 9 900




FIG. 10 1000




FIG. 11 1100




FIG. 12 1200




FIG. 13 1300

	$0 < \text{INPUT} < I1$	$I1 < \text{INPUT} < I2$	$I2 < \text{INPUT}$
ITRANSMITTED	0	$2 * \text{INPUT} - I2$	$I2$
IREFLECTED	INPUT	$I2 - \text{INPUT}$	$\text{INPUT} - I2$

FIG. 14 1400

20250201 24:43:00




FIG. 15 1500




FIG. 16 1600




FIG. 17 9100




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25 9900

data bits							address bits						flag
D	D	D	D	D	D	D	N	N-1	• • •	2	1	F	

FIG. 26 8100

202020" 24423007




FIG. 27 8200




FIG. 28




FIG. 29

▼													
							N	N-1		• • •		2	1 F
						N	N-1		• • •		2	1	F
•													
•													
•													
		N	N-1		• • •		2	1	F				
	N	N-1		• • •		2	1	F					
N	N-1		• • •		2	1	F						

FIG. 30




FIG. 31




FIG. 32




FIG. 33 8800

202020" 24429001

The block diagram illustrates a 10-bit parallel adder. The input $INPUT_{1,2}$ is split into two 5-bit signals, FRM_2 and DA_1 . FRM_2 is fed into a 3T/2 delay element, which produces X_1 and Q_2 . Q_2 is also fed into a D-type flip-flop (D-FF) to produce Q_1 . Q_1 is then fed into another D-FF to produce Q_2 . The output of the second D-FF is Q_1 , which is fed into a third D-FF to produce Q_2 . The output of the third D-FF is Q_1 , which is fed into a fourth D-FF to produce Q_2 . The output of the fourth D-FF is Q_1 , which is fed into a fifth D-FF to produce Q_2 . The output of the fifth D-FF is Q_1 , which is fed into a sixth D-FF to produce Q_2 . The output of the sixth D-FF is Q_1 , which is fed into a seventh D-FF to produce Q_2 . The output of the seventh D-FF is Q_1 , which is fed into an eighth D-FF to produce Q_2 . The output of the eighth D-FF is Q_1 , which is fed into a ninth D-FF to produce Q_2 . The output of the ninth D-FF is Q_1 , which is fed into a tenth D-FF to produce Q_2 . The output of the tenth D-FF is Q_1 , which is fed into an Address Decoder. The Address Decoder has four outputs, each connected to a 5-bit signal: $ADDR_{10,1}$, $ADDR_{10,2}$, $ADDR_{10,3}$, and $ADDR_{10,4}$. These signals are then fed into a 10-bit parallel adder, which produces the final output $Output_{10,2}$. The timing diagram shows the signals FRM_2 , FRM_1 , $DATA_1$, $ADDR_{1,1}$, $ADDR_{2,1}$, $DATA_2$, $DATA_3$, $DATA_4$, $ADDR_{10,1}$, and $Output_{10,2}$ over time. The signals are represented by waveforms with different patterns: solid black, white, and hatched.

FIG. 34 8900




FIG. 35




FIG. 36




FIG. 37 3700




FIG. 38




FIG. 39




FIG. 40

208020" 2499001




FIG. 41




FIG. 42



FIG. 43




FIG. 44 4400




FIG. 45 4500




FIG. 46